Figure 12:
Comparison between the proposed architecture and the presented architecture by Chung [11] in term of delay.
