Figure 5:
Balanced capacitive Threshold logic.
