Figure 7:
Capacitor sharing technique in Self-time Threshold logic.
