alexa A 3.1mW Gbps 30Gbps quarter-rate triple-speculation 15-tap SC-DFE RX data path in 32nm CMOS
Engineering

Engineering

International Journal of Sensor Networks and Data Communications

Author(s): T Toifl, Michael Ruegg, Rajesh Inti, Christian Menolfi, Matthias Brndli

Abstract Share this page

This paper describes a low-power implementation of a receiver data path, consisting of the RX termination with ESD, continuous-time linear equalizer (CTLE), and a 15-tap decision feedback equalizer (DFE) running at quarter rate. While the first 3 DFE taps are implemented by speculation, the latter 12 taps use a switched-cap (SC-DFE) approach. The circuit was produced in 32nm SOI-CMOS, and was measured to receive 30Gb/s PRBS31 data at <10-12 BER over a 36dB loss channel with an energy efficiency of 3.1mW/Gbps.

This article was published in VLSI Circuits (VLSIC), 2012 Symposium on and referenced in International Journal of Sensor Networks and Data Communications

Relevant Expert PPTs

Relevant Speaker PPTs

Relevant Topics

Peer Reviewed Journals
 
Make the best use of Scientific Research and information from our 700 + peer reviewed, Open Access Journals
International Conferences 2017-18
 
Meet Inspiring Speakers and Experts at our 3000+ Global Annual Meetings

Contact Us

 
© 2008-2017 OMICS International - Open Access Publisher. Best viewed in Mozilla Firefox | Google Chrome | Above IE 7.0 version
adwords