alexa Automated Design Space Exploration of FPGA –based FFT architectures based on Area and Power Estimation.


Research & Reviews: Journal of Engineering and Technology

Author(s): MA Sanchez, M Garrido, M Lopez Vallejo

Abstract Share this page

In this paper a tool aimed at generating fast Fourier transform (FFT) cores targeting FPGA platforms was presented. The tool is able to generate different pipelined architectures of the FFT that provide different points of the design space: from high performance to low area implementations. The user can select the most suitable architecture based on a broad set of configuration parameters, as they are the number of points, sample size, truncation, etc. Moreover, a set of accurate estimators has been implemented to allow the designer an early and quick design space exploration before synthesizing the core. Experimental results validate our approach and provide significant measurements about the accuracy of the estimation and the tool execution time

This article was published in IEEE. and referenced in Research & Reviews: Journal of Engineering and Technology

Relevant Expert PPTs

Relevant Speaker PPTs

Peer Reviewed Journals
Make the best use of Scientific Research and information from our 700 + peer reviewed, Open Access Journals
International Conferences 2017-18
Meet Inspiring Speakers and Experts at our 3000+ Global Annual Meetings

Contact Us

© 2008-2017 OMICS International - Open Access Publisher. Best viewed in Mozilla Firefox | Google Chrome | Above IE 7.0 version