alexa Highly reconfigurable pulsewidth control circuit with programmable duty cycle


Journal of Electrical & Electronic Systems

Author(s): M Sindhu, V Jamuna

Abstract Share this page

In High speed operations the duty cycle of the clock signal is to be calibrated at 50%. But the variations in process, voltage and temperature (PVT) influences the duty cycle and make it difficult to calibrate the duty cycle at 50%. To overcome this deviation Pulse width control loops (PWCLs) are used. This work presents a highly reconfigurable and fast locking all digital pulse width control circuit with programmable duty cycle. For the pulse width control circuit, two delay lines and a time to digital detector is used which reduces the amount of hardware required in the circuit. The output duty cycle is calculated with the help of a new duty cycle setting circuit without the need for a look-up table. The pulse width-control circuit is capable of operating over a wide frequency range with fewer delay cells. Experimental results show that the proposed approach is consuming less area and power when compared with the previous methods and the circuit is reliable.

This article was published in 2nd International Conference on Electronics and Communication Systems and referenced in Journal of Electrical & Electronic Systems

Relevant Expert PPTs

Relevant Speaker PPTs

Recommended Conferences

Relevant Topics

Peer Reviewed Journals
Make the best use of Scientific Research and information from our 700 + peer reviewed, Open Access Journals
International Conferences 2017-18
Meet Inspiring Speakers and Experts at our 3000+ Global Annual Meetings

Contact Us

© 2008-2017 OMICS International - Open Access Publisher. Best viewed in Mozilla Firefox | Google Chrome | Above IE 7.0 version