alexa Abstract | Design and Implementation of High Speed 8-Bit Vedic Multiplier on FPGA
ISSN ONLINE(2278-8875) PRINT (2320-3765)

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering
Open Access

OMICS International organises 3000+ Global Conferenceseries Events every year across USA, Europe & Asia with support from 1000 more scientific Societies and Publishes 700+ Open Access Journals which contains over 50000 eminent personalities, reputed scientists as editorial board members.

Open Access Journals gaining more Readers and Citations

700 Journals and 15,000,000 Readers Each Journal is getting 25,000+ Readers

This Readership is 10 times more when compared to other Subscription Journals (Source: Google Analytics)

Research Article Open Access


An 8-bit Vedic multiplier is improved in terms of transmission delay when compare with the extra predictable multipliers. We have employed 8-bit barrel shifter which craves for only one clock cycle for ‘n’ amount of shifts in our projected design. The arrangement is implemented and checked using FPGA and ISE Simulator. The central part was implemented on Xilinx Spartan-6 family xc6s1x75T-3-fgg676 FPGA. The transmission delay contrast was excerpted from the synthesis report and static timing report too. The structural design might attain propagation delay of 6.781ns by means of barrel shifter in base selection module and multiplier.

To read the full article Peer-reviewed Article PDF image | Peer-reviewed Full Article image

Author(s): B.Madhu Latha, B. Nageswar Rao

Share This Page

Additional Info

Loading Please wait..
Peer Reviewed Journals
Make the best use of Scientific Research and information from our 700 + peer reviewed, Open Access Journals
International Conferences 2017-18
Meet Inspiring Speakers and Experts at our 3000+ Global Annual Meetings

Contact Us

© 2008-2017 OMICS International - Open Access Publisher. Best viewed in Mozilla Firefox | Google Chrome | Above IE 7.0 version