alexa Design of Error Compensation for High Performance Fixe
ISSN ONLINE(2320-9801) PRINT (2320-9798)

International Journal of Innovative Research in Computer and Communication Engineering
Open Access

OMICS International organises 3000+ Global Conferenceseries Events every year across USA, Europe & Asia with support from 1000 more scientific Societies and Publishes 700+ Open Access Journals which contains over 50000 eminent personalities, reputed scientists as editorial board members.

Open Access Journals gaining more Readers and Citations

700 Journals and 15,000,000 Readers Each Journal is getting 25,000+ Readers

This Readership is 10 times more when compared to other Subscription Journals (Source: Google Analytics)

Research Article

Design of Error Compensation for High Performance Fixed -Width Multiplier

K.Dhanalakshmi1, M.Thivya2, V.R.Arulmozhi3, S.Nagendra Prabhu4
  1. Assistant Professor, Dept. of EIE., KLN College of Engineering, Madurai, Tamil Nadu, India
  2. Assistant Professor, Dept. of EIE., Ratnavel Subramaniam College of Engineering & Technology, Dindigul, Tamil Nadu, India
  3. Assistant Professor, Dept. of CSE.,RVS School of Engineering & Technology, Dindigul, Tamil Nadu, India
  4. Assistant Professor, Dept. of CSE.,RVS School of Engineering & Technology, Dindigul, Tamil Nadu, India
Related article at Pubmed, Scholar Google
 

Abstract

A modern approach to design a new error compensation circuit by using the dual group minor input correction vector to lower input correction vector compensation error. By utilizing the symmetric property of the minor input correction vector, the hardware complexity of the error compensation circuit can be lowered. By constructing the error compensation circuit mainly from the “outer” partial products, the hardware complexity only increases slightly as the multiplier input bits increase. In the proposed 16 X 16 bits fixed-width multiplier (Baugh Wooley), the truncation error can be lowered by 91% as compared with the direct-truncated multiplier and the transistor count can be reduced by 53% as compared with the full-length multiplier. As compared with the state-of-the-art design, the proposed fixedwidth multiplier performs not only with lower compensation error but also with lower hardware complexity and power consumption, especially as multiplier input bits increase. The proposed error compensation circuit is designed in VHDL and implemented in XILINX FPGA

Keywords

Share This Page

Additional Info

Loading
Loading Please wait..
Peer Reviewed Journals
 
Make the best use of Scientific Research and information from our 700 + peer reviewed, Open Access Journals
International Conferences 2017-18
 
Meet Inspiring Speakers and Experts at our 3000+ Global Annual Meetings

Contact Us

 
© 2008-2017 OMICS International - Open Access Publisher. Best viewed in Mozilla Firefox | Google Chrome | Above IE 7.0 version
adwords