Energy Efficient Design for Full Adder Logic Implementation
|Rakhi Saha, Sambita Dalal, Satyasis Mishra
|Related article at Pubmed, Scholar Google|
In VLSI applications, area, delay and power are the important factors which must be taken into account which can be minimized by using Reversible logic design. The reversible logic gates are now finding profound as well as promising applications in emerging growing paradigms such as Quantum computing, Quantum Dot Cellular Automata, Optical Computing, Digital Signal Processing, Nanotechnology and etc. This paper presents the novel designs of full adder by using improved reversible logic gates. The main purpose of designing using reversible circuit is to decrease the number of garbage outputs and the number of gates and transistor used.