Analysis of Different Bit Carry Lookahead Adder with Reconfigurability in Low Power VLSI Using Verilog Code
|C. Suba1, S. Karthick2 and M. Prakash1
|Related article at Pubmed, Scholar Google|
Fast addition plays an important role in advanced digital system. Recently, reconfigurable adders have been widely employed to achieve real time processing of media signals. This paper presents a design-forreconfigurability (DFR) technique for carry look ahead adders (CLAs). The various adder structures can be used to execute addition such as serial and parallel structures and most of researches have done research on the design of high-speed, low-area, or low- power adders. Adders like ripple carry adder, carry select adder, Shannon adder ,carry look ahead adder, carry skip adder, carry save adder  exist numerous adder implementations each with good attributes and some drawbacks. This paper focuses on the implementation and simulation of 4-bit, 8-bit and 16- bit carry look-ahead adder based on Verilog code  and compared for their performance in Xilinx . We have recorded the performance improvements in propagating the carry and generating the sum when compared with the traditional carry look ahead adder designed in the same technology  .