alexa Design and Implementation of REA for Single Precision
ISSN ONLINE(2278-8875) PRINT (2320-3765)

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering
Open Access

OMICS International organises 3000+ Global Conferenceseries Events every year across USA, Europe & Asia with support from 1000 more scientific Societies and Publishes 700+ Open Access Journals which contains over 50000 eminent personalities, reputed scientists as editorial board members.

Open Access Journals gaining more Readers and Citations

700 Journals and 15,000,000 Readers Each Journal is getting 25,000+ Readers

This Readership is 10 times more when compared to other Subscription Journals (Source: Google Analytics)

Research Article

Design and Implementation of REA for Single Precision Floating Point Multiplier Using Reversible Logic

MadivalappaTalakal1, G.Jyothi2, K.N.Muralidhara3, M.Z.Kurian4
  1. PG Student [VLSI & ES], Dept. of ECE, SSIT, Tumkur, Karnataka, India
  2. Assistant professor, Dept. of ECE, SSIT, Tumkur, Karnataka, India
  3. H.O.D, Dept. of ECE, PESCE, Mandya, Karnataka, India
  4. H.O.D, Dept. of ECE, SSIT, Tumkur, Karnataka, India
Related article at Pubmed, Scholar Google


The IEEE 754 single precision floating point multiplier uses reversible exponent adder to accomplish multiplication operation. The REA is designed and implemented using reversible logic gates like Peres gate and TR gate. Reversible logic is used to reduce the power dissipation compared to classical logic and it can also reduces the information loss so which finds application in different fields like low power computing operations, quantum computing, optical computing techniques, and may also used in other emerging computing technologies. Verilog is used to implement a technology-independent pipelined design. The multiplier can be designed to handles the overflow and underflow cases. Implementation of rounding will not gives more precision when using the multiplier in a Multiply and Accumulate (MAC) unit. In other (truncated) multiplication technique by truncation method rounding may also be implemented for further reduction in power dissipation and area. The entire design of reversible exponent addition using reversible ripple carry adder and reversible ripple borrow subtractor is modeled using Verilog hardware description language .The coding is done on Xilinx ISE 12.2 and simulation is performed on Modelsim 6.3.


Share This Page

Additional Info

Loading Please wait..
Peer Reviewed Journals
Make the best use of Scientific Research and information from our 700 + peer reviewed, Open Access Journals
International Conferences 2017-18
Meet Inspiring Speakers and Experts at our 3000+ Global Annual Meetings

Contact Us

© 2008-2017 OMICS International - Open Access Publisher. Best viewed in Mozilla Firefox | Google Chrome | Above IE 7.0 version