Fast Fir Algorithm Based Area- Efficient Parallel Fir Digital Filter Structures
|Ms. P.THENMOZHI1 , Ms. C.THAMILARASI2 and Mr. V.VENGATESHWARAN3
|Related article at Pubmed, Scholar Google|
In digital systems, the filters occupy a major role. This work describes the design of parallel FIR filter structures using poly-phase decomposition technique that requires minimum number of multipliers and low power adders. Normally multipliers consume more power and large area than the adders. For reducing the area, this filter structure uses adders instead of multipliers since the adder requires low power and less area than the multipliers. Moreover, number of adders does not increase along with the length of parallel FIR filter. Finally the proposed parallel FIR filter structures are beneficial in terms of hardware cost and power when compared to the existing parallel FIR filter structure.