alexa Low Power Multiplier Design for Polyrate Filter with R
ISSN ONLINE(2278-8875) PRINT (2320-3765)

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering
Open Access

OMICS International organises 3000+ Global Conferenceseries Events every year across USA, Europe & Asia with support from 1000 more scientific Societies and Publishes 700+ Open Access Journals which contains over 50000 eminent personalities, reputed scientists as editorial board members.

Open Access Journals gaining more Readers and Citations

700 Journals and 15,000,000 Readers Each Journal is getting 25,000+ Readers

This Readership is 10 times more when compared to other Subscription Journals (Source: Google Analytics)

Case Report

Low Power Multiplier Design for Polyrate Filter with Reduced Area and High Speed Design

To read the full article Peer-reviewed Article PDF image


Multi-rate Signal processing consideration pre-owned in Digital Signal processing systems carry sample rate conversion.Systems with different input and output sample ratesare used this type of technique. In multi rate signal processing applications very adequate and attractive techniques are Interpolation and Decimation. This paper come up withefficient area minimization with high speed and low power efficient VLSI architecture for polyphase decimation filter having decimation factor as three (D=3) using Booth multiplier. We also multiply signed numbers by using booth multiplier. In this algorithmthere are individualkey performance metrics those are number of slices, maximum operating frequency, number of LUT’s, input output bonds, power consumption, setup time, hold time, propagation delay between source and destinations are estimated for the filter of length nine (N=9). The power bender is diminished inpolyphase decimation filter using Boothmultiplier which preoccupieslow-power when correlated to the conventional multiplier. By using carry look-ahead adder we can improve the speed. It was noticed that the proposed design provides increase in speed, reduction in area and slight reduction in power dissipation when set side by side to conventional and BFD multiplier and low complexity.


Share This Page

Additional Info

Loading Please wait..
Peer Reviewed Journals
Make the best use of Scientific Research and information from our 700 + peer reviewed, Open Access Journals
International Conferences 2017-18
Meet Inspiring Speakers and Experts at our 3000+ Global Annual Meetings

Contact Us

© 2008-2017 OMICS International - Open Access Publisher. Best viewed in Mozilla Firefox | Google Chrome | Above IE 7.0 version