alexa Universal Asynchronous Receiver / Transmitter (UART) Design for Hand Held Mobile Devices | Abstract
ISSN ONLINE(2278-8875) PRINT (2320-3765)

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering
Open Access

OMICS International organises 3000+ Global Conferenceseries Events every year across USA, Europe & Asia with support from 1000 more scientific Societies and Publishes 700+ Open Access Journals which contains over 50000 eminent personalities, reputed scientists as editorial board members.

Open Access Journals gaining more Readers and Citations

700 Journals and 15,000,000 Readers Each Journal is getting 25,000+ Readers

This Readership is 10 times more when compared to other Subscription Journals (Source: Google Analytics)

Research Article Open Access

Abstract

A Universal Asynchronous Receiver / Transmitter (UART) is responsible for performing the main task in serial communications with computers.Advanced Peripheral Bus (APB) is an interface defines in the advanced Microcontroller Bus Architecture (AMBA), which was introduced by ARM ltd and widely used as on-chip bus in system on-chip (Soc) designs. After coding the design, students will be required to develop verification plan describing verification strategy for the design.This is followed by verification environment development and simulation of design. Once design is cleared through functional verification students will develop synthesis strategy document. Afterwards synthesis scripts will be coded and design will be synthesizes on 45nm technology and timing checks will be performed. Synthesis report with final working frequency, gate count and chip area will be published.Project is targeted towards very low power handheld devices with operating voltage of 0.7-0.9V. Low power clock gating strategies will be developed and applied.Target operating frequency is 100 MHz and silicon area under 0.01 sq mm. Differentoptimization experiments will be conducted to ascertain best area to frequency trade off.Students will gain experience in developing architecture from given specification.Students will be exposed to developing micro architecture and describing it in VerilogHDL

To read the full article Peer-reviewed Article PDF image | Peer-reviewed Full Article image

Author(s): A.Geetha

Share This Page

Additional Info

Loading
Loading Please wait..
 
 
Peer Reviewed Journals
 
Make the best use of Scientific Research and information from our 700 + peer reviewed, Open Access Journals
International Conferences 2017-18
 
Meet Inspiring Speakers and Experts at our 3000+ Global Annual Meetings

Contact Us

 
© 2008-2017 OMICS International - Open Access Publisher. Best viewed in Mozilla Firefox | Google Chrome | Above IE 7.0 version
adwords